Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit design layout compaction method

Integrated circuit design layout compaction method

US Patent 6874133 · Granted Mar 29, 2005

Estimated economic value: $23,367,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, method, and computer program product for analog and mix-signal circuit p2024
System, method, and computer program product for predicting parasitics in an ele2023
System and method for device mismatch contribution computation for non-continuou2023
System, method, and computer program product for analog structure prediction ass2023
System, method, and computer program product for genetic routing in an electroni2022
System, method, and computer program product for group and isolation prediction 2022
System, method, and computer program product for the integration of machine lear2021
System, method and computer program product for automatic generation of sizing c2021
System, method, and computer program product for optimization in an electronic d2021
Method and system for performing cross-validation for model-based layout recomme2020
Method and system for automatically extracting layout design patterns for custom2020
Methods, systems, and articles of manufacture for implementing electronic circui2016