{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Narrow bitline using Safier for mirrorbit", "item": "https://www.patentleaderboard.com/patent/6872609"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Narrow bitline using Safier for mirrorbit

Narrow bitline using Safier for mirrorbit

US Patent 6872609 · Granted Mar 29, 2005

Estimated economic value: $4,814,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for protection against process-induced charging2016
Memory manufacturing process with bitline isolation2014
Method and apparatus for protection against process-induced charging2013
Self-aligned filter for an image sensor2012
Multilayer low reflectivity hard mask and process therefor2012
Image sensor with micro-lenses of varying focal lengths2012
Multilayer low reflectivity hard mask and process therefor2011
Integrated circuit with contact region and multiple etch stop insulation layer2011
Method for forming bit lines for semiconductor devices2011
Method for forming bit lines for semiconductor devices2011
Triple layer anti-reflective hard mask2011
Triple layer anti-reflective hard mask2011