Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for high speed IC test interface

Method and apparatus for high speed IC test interface

US Patent 6859902 · Granted Feb 22, 2005

Estimated economic value: $4,620,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for supporting both pulse amplitude modulation and quadratur2025
Techniques for generating a PAM eye diagram in a receiver2024
Press and methods for cutting and folding a safety razor to form a 2-blade syste2024
Press and methods for cutting and folding a safety razor to form a 2-blade syste2023
Short link efficient interconnect circuitry2022
Decomposable forward error correction2021
Short link efficient interconnect circuitry2021
Short link efficient interconnect circuitry2020
PAM-n jitter/noise decomposition analysis2019
Method and apparatus for processing data and performing crosstalk simulation2019
PAM-n jitter/noise decomposition analysis2018
Communication link control using communication interface and programmable logic 2018