Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital signal processor computation core with pipeline having memory access stages and multiply accumulate stages positioned for efficient operation

Digital signal processor computation core with pipeline having memory access stages and multiply accumulate stages positioned for efficient operation

US Patent 6859872 · Granted Feb 22, 2005

Estimated economic value: $32,076,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read-out integrated circuit (ROIC) interface system for digitization and control2025
Instruction applicable to radix-3 butterfly computation2025
Cooperative group arrays2025
Distributed shared memory2025
Instruction set architecture for neural network quantization and packing2024
Programmatically controlled data multicasting across multiple compute engines2024
Permutation instruction2024
Unified cache for diverse memory traffic2022
Dynamically detecting uniformity and eliminating redundant computations to reduc2021
Unified cache for diverse memory traffic2020
System and method for piecewise linear approximation2019
Unified cache for diverse memory traffic2019