Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Redundancy in series grouped memory architecture

Redundancy in series grouped memory architecture

US Patent 6856560 · Granted Feb 15, 2005

Estimated economic value: $74,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Write circuit, non-volatile data storage, method for writing to a plurality of m2022
Memory component with memory cells having changeable resistance and fabrication 2010
Memory device including electrical circuit configured to provide reversible bias2010
Resistive memory arrangement2009
Test mode for programming rate and precharge time for DRAM activate-precharge cy2009
Memory with resistance memory cell and evaluation circuit2009
Non-volatile memory cell for storage of a data item in an integrated circuit2009
Random access memory including circuit to compress comparison results2008
Switching device for configurable interconnect and method for preparing the same2008
Simulating a floating wordline condition in a memory device, and related techniq2008
Memory having CBRAM memory cells and method2008
Test parallelism increase by tester controllable switching of chip select groups2008