Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip and wafer integration process using vertical connections

Chip and wafer integration process using vertical connections

US Patent 6856025 · Granted Feb 15, 2005

Estimated economic value: $11,729,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Expert-in-the-loop AI for materials generation2025
Expert-in-the-loop AI for materials discovery2024
Cognitive horizon surveillance2023
Four D device process and structure2022
Damage-free self-limiting through-substrate laser ablation2019
Four D device process and structure2018
Carbon nanotube device2017
Damage-free self-limiting through-substrate laser ablation2017
Carbon nanotube device2016
4D Device, process and structure2016
Reprogrammable electrical fuse2015
Structure and method for integrated synaptic element2014