Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reading a selected register in a series of computational units forming a processing pipeline upon expiration of a time delay

Reading a selected register in a series of computational units forming a processing pipeline upon expiration of a time delay

US Patent 6842851 · Granted Jan 11, 2005

Estimated economic value: $9,104,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual vector arithmetic logic unit2025
Block data load with transpose into memory2025
Generation of dummy frame in image sensor interface circuit responsive to detect2024
Register compaction with early release2024
System and methods for efficient execution of a collaborative task in a shader s2024
Packed 16 bits instruction pipeline2024
Software-based instruction scoreboard for arithmetic logic units2023
Dual vector arithmetic logic unit2023
Exception handler for sampling draw dispatch identifiers2022
Techniques for efficiently operating a processing system based on energy charact2022
Selective prefetching in multithreaded processing units2022
Wait instruction for preventing execution of one or more instructions until a lo2021