{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "System and method for wafer-based controlled patterning of features with critical dimensions", "item": "https://www.patentleaderboard.com/patent/6838010"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for wafer-based controlled patterning of features with critical dimensions

System and method for wafer-based controlled patterning of features with critical dimensions

US Patent 6838010 · Granted Jan 4, 2005

Estimated economic value: $7,312,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices having silicon/germanium active regions with different ger2021
Semiconductor devices including Si/Ge active regions with different Ge concentra2019
Semiconductor devices and manufacturing techniques for reduced aspect ratio of n2019
Methods of forming a gate cap layer above a replacement gate structure2019
Method for in-die overlay control using FEOL dummy fill layer2018
Semiconductor device comprising trench isolation2018
Method of forming a semiconductor structure including a ferroelectric material a2016
Systems and methods for fabricating semiconductor device structures2015
Inline residual layer detection and characterization post via post etch using CD2015
Detection of particle contamination on wafers2015
Layout for reticle and wafer scanning electron microscope registration or overla2015
Enhancing integrity of a high-K gate stack by protecting a liner at the gate bot2015