Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for facilitating random pattern testing of logic structures

Method and apparatus for facilitating random pattern testing of logic structures

US Patent 6836865 · Granted Dec 28, 2004

Estimated economic value: $11,084,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System testing using partitioned and controlled noise2024
System testing using partitioned and controlled noise2024
User privacy for autonomous vehicles2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Testing bit write operation to a memory array in integrated circuits2023
Microchip level shared array repair2022
Diagnostic enhancement for multiple instances of identical structures2022
Tunable power save loop for processor chips2021
Dynamic weight selection process for logic built-in self test2021
Operating pulsed latches on a variable power supply2021
Logic built-in self test dynamic weight selection method2021
Built-in self-test for bit-write enabled memory arrays2021