Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Buried layer substrate isolation in integrated circuits

Buried layer substrate isolation in integrated circuits

US Patent 6831346 · Granted Dec 14, 2004

Estimated economic value: $14,884,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical fin-based field effect transistor (FinFET) with neutralized fin tips2025
Method and system for fin-based voltage clamp2024
Method and system for fabrication of a vertical fin-based field effect transisto2024
Method and system for fabrication of a vertical fin-based field effect transisto2023
Method for regrown source contacts for vertical gallium nitride based FETS2023
Method and system for fabrication of a vertical fin-based field effect transisto2022
Memory cell array latchup prevention2017
Memory system and method2014
Memory cell array latchup prevention2014
Memory cell array latchup prevention2013
Serial interface devices, systems and methods2013
Output buffer circuit2013