Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell array latchup prevention

Memory cell array latchup prevention

US Patent 8493804 · Granted Jul 23, 2013

Estimated economic value: $3,641,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical fin-based field effect transistor (FinFET) with neutralized fin tips2025
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device2024
Method and system for fin-based voltage clamp2024
Method and system for fabrication of a vertical fin-based field effect transisto2024
ESD protection circuit2024
Silicon-oxide-nitride-oxide-silicon multi-level non-volatile memory device and m2023
Method and system for fabrication of a vertical fin-based field effect transisto2023
Method for regrown source contacts for vertical gallium nitride based FETS2023
Combined positive and negative voltage electrostatic discharge (ESD) protection 2023
ESD protection circuit2022
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device2022
Silicon-oxide-nitride-oxide-silicon multi-level non-volatile memory device and m2022