Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latch structure for interlocked pipelined CMOS (IPCMOS) circuits

Latch structure for interlocked pipelined CMOS (IPCMOS) circuits

US Patent 6829716 · Granted Dec 7, 2004

Estimated economic value: $6,343,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive issue queue for reduced power at high performance2011
Adaptive issue queue for reduced power at high performance2011
eDRAM hierarchical differential sense AMP2010
Hierarchical 2T-DRAM with self-timed sensing2010
Interlocked synchronous pipeline clock gating2010
Interlocked synchronous pipeline clock gating2010
Fast, stable, SRAM cell using seven devices and hierarchical bit/sense line2009
Method of stalling one or more stages in an interlocked synchronous pipeline2009
Method of stalling one or more stages in an interlocked synchronous pipeline2009
Hierarchical six-transistor SRAM2008
eDRAM hierarchical differential sense amp2008
Hierarchical 2T-DRAM with self-timed sensing2008