Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor topography with a fill material arranged within a plurality of valleys associated with the surface roughness of the metal layer

Semiconductor topography with a fill material arranged within a plurality of valleys associated with the surface roughness of the metal layer

US Patent 6828678 · Granted Dec 7, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Smooth metal semiconductor surface and method for making the same2008
Method of making a planarized semiconductor structure2005
Localized field-inducding line and method for making the same2004
Smooth metal semiconductor surface and method for making the same2004
Planarized semiconductor interconnect topography and method for polishing a meta2003
Employing an acidic liquid and an abrasive surface to polish a semiconductor top2002
System for cleaning a surface of a dielectric material2001
Method for cleaning a surface of a dielectric material1999