Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory efficient occurrence model design for VLSI CAD

Memory efficient occurrence model design for VLSI CAD

US Patent 6823300 · Granted Nov 23, 2004

Estimated economic value: $9,603,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Verifying a program version2006
Method and apparatus for traversing net connectivity through design hierarchy2004
Method and apparatus for traversing net connectivity through design hierarchy2004
Dynamically configurable generic container2004
Method for translating conditional expressions from a non-verilog hardware descr2003
Method for translating conditional expressions from a non-verilog hardware descr2003
Method for translating conditional expressions from a non-verilog hardware descr2003
Method and structure for tokenized message logging system2000