Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verifying a program version

Verifying a program version

US Patent 7143395 · Granted Nov 28, 2006

Estimated economic value: $8,530,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory efficient occurrence model design for VLSI CAD2004
Method and apparatus for traversing net connectivity through design hierarchy2004
Dynamically configurable generic container2004
Method for translating conditional expressions from a non-verilog hardware descr2003
Methods and system for using web browser to search large collections of document2001
Methods and system for using web browser to search large collections of document2000