Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhancing performance by pre-fetching and caching data directly in a communication processor's register set

Enhancing performance by pre-fetching and caching data directly in a communication processor's register set

US Patent 6822959 · Granted Nov 23, 2004

Estimated economic value: $4,550,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Remote storage for hardware microservices hosted on XPUs and SOC-XPU platforms2025
System and method for large memory transaction (LMT) stores2025
System and method for queuing work within a virtualized scheduler based on in-un2025
Memory hub providing cache coherency protocol system method for multiple process2024
Memory striping approach that interleaves sub protected data words2024
Systems and methods for allowing flexible chip configuration by external entity2024
System and method for isolating work within a virtualized scheduler using tag-sp2024
Flexible resource assignment to physical and virtual functions in a virtualized 2024
System and method for large memory transaction (LMT) stores2024
System and method for queuing work within a virtualized scheduler based on in-un2024
Methods and systems for distributing memory requests2024
Complex I/O value prediction for multiple values with physical or virtual addres2023