Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single event upset in SRAM cells in FPGAs with leaky gate transistors

Single event upset in SRAM cells in FPGAs with leaky gate transistors

US Patent 6822894 · Granted Nov 23, 2004

Estimated economic value: $44,331,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Forming and/or configuring stacked dies2024
Designing single event upset latches2023
On-die virtual probes (ODVP) for integrated circuitries2022
Power delivery network for active-on-active stacked integrated circuits2022
Forming and/or configuring stacked dies2021
Method and apparatus of package enabled ESD protection2021
Integrating rows of input/output blocks with memory controllers in a columnar pr2021
Regularity of fabrics in programmable logic devices2020
Rotated integrated circuit die and chip packages having the same2018
Interconnect multiplexers and methods of reducing contention currents in an inte2016
System and method for reducing reconfiguration power usage2016
Configuration context switcher with a latch2016