Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-level redistribution layer traces for reducing current crowding in flipchip solder bumps

Multi-level redistribution layer traces for reducing current crowding in flipchip solder bumps

US Patent 6818996 · Granted Nov 16, 2004

Estimated economic value: $2,535,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermal improvement of integrated circuit packages2015
Preferentially cooled electronic device2010
Optimized bond out method for flip chip wafers2006
Optimized bond out method for flip chip wafers2006
Flip-chip ball grid array package for electromigration testing2004
Non-isothermal electromigration testing of microelectronic packaging interconnec2002
Method of rapid wafer bumping2002
Thermally-enhanced flip chip IC package with extruded heatspreader2000
Fixture for lid-attachment for encapsulated packages2000
Stiffener ring attachment with holes and removable snap-in heat sink or heat spr2000
Grid array device package including advanced heat transfer mechanisms1999
Stiffener with slots for clip-on heat sink attachment1999