Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for reducing leakage in an integrated circuit with shallow trench isolated active areas

Process for reducing leakage in an integrated circuit with shallow trench isolated active areas

US Patent 6817903 · Granted Nov 16, 2004

Estimated economic value: $2,800,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile charge trap memory device having a high dielectric constant blocking2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Methods of equalizing gate heights in embedded non-volatile memory on HKMG techn2025
Method of forming oxide-nitride-oxide stack of non-volatile memory and integrati2025
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device2024
Method of ono integration into logic CMOS flow2024
Memory transistor with multiple charge storing layers and a high work function g2024
Silicon-oxide-nitride-oxide-silicon multi-level non-volatile memory device and m2023
Oxide-nitride-oxide stack having multiple oxynitride layers2023
Memory transistor with multiple charge storing layers and a high work function g2023
Embedded sonos with a high-K metal gate and manufacturing methods of the same2023
Embedded SONOS and high voltage select gate with a high-K metal gate and manufac2023