Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for mapping a two-dimensional data array in a memory

Method for mapping a two-dimensional data array in a memory

US Patent 6810500 · Granted Oct 26, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single gated 3D nanowire inverter for high density thick gate SoC applications2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025
Nanoribbon thick gate devices with differential ribbon spacing and width for SOC2025
Self-aligned front-end charge trap flash memory cell and capacitor design for in2024
High voltage extended-drain MOS (EDMOS) nanowire transistors2024
ESD diode solution for nanoribbon architectures2024
Gate-all-around integrated circuit structures having dual nanoribbon channel str2024
Single gated 3D nanowire inverter for high density thick gate SOC applications2023
Gate-all-around integrated circuit structures having depopulated channel structu2023
Gate-all-around integrated circuit structures having dual nanoribbon channel str2022
Gate-all-around integrated circuit structures having depopulated channel structu2021