Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned front-end charge trap flash memory cell and capacitor design for integrated high-density scaled devices

Self-aligned front-end charge trap flash memory cell and capacitor design for integrated high-density scaled devices

US Patent 12089411 · Granted Sep 10, 2024

Estimated economic value: $16,964,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single gated 3D nanowire inverter for high density thick gate SoC applications2025
Single gated 3D nanowire inverter for high density thick gate SoC applications2025
Single gated 3D nanowire inverter for high density thick gate SoC applications2025
Drug delivery device, method of manufacture, and method of use2025
High-voltage transistor with self-aligned isolation2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Co-integrated high performance nanoribbon transistors with high voltage thick ga2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025
Gate-all-around integrated circuit structures having dual nanoribbon channel str2025