Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for composing a dielectric layer within an interconnect structure of a multilayer semiconductor device

Method for composing a dielectric layer within an interconnect structure of a multilayer semiconductor device

US Patent 6806162 · Granted Oct 19, 2004

Estimated economic value: $1,881,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low leakage FINFETs2013
Method and system for creating self-aligned twin wells with co-planar surfaces i2012
Electrostatic discharge (ESD) protection structure and a circuit using the same2010
LOCOS self-aligned twin well with a co-planar silicon surface2010
Method and materials to control doping profile in integrated circuit substrate m2009
Method for forming a self-aligned twin well region with simplified processing2009
Method and system for creating self-aligned twin wells with co-planar surfaces i2009
Polish stop and sealing layer for manufacture of semiconductor devices with deep2008
DMOS device with sealed channel processing2008
Electrostatic discharge (ESD) protection structure and a circuit using the same2008
Methods of forming reduced electric field DMOS using self-aligned trench isolati2008
Registration mark within an overlap of dopant regions2007