Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming reduced electric field DMOS using self-aligned trench isolation

Methods of forming reduced electric field DMOS using self-aligned trench isolation

US Patent 7348256 · Granted Mar 25, 2008

Estimated economic value: $3,168,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing a glazed dental prosthesis2024
Protective circuit against electrostatic discharges2024
Stacked III-V semiconductor diode2023
Stacked III-V semiconductor diode2023
Stacked III-V semiconductor diode2023
Stacked, high-blocking InGaAs semiconductor power diode2023
Stacked high-blocking III-V power semiconductor diode2022
Stacked, high-blocking InGaAs semiconductor power diode2022
GaAS based IGBT semiconductor structure2021
Stacked III-V semiconductor diode2020
Stacked III-V semiconductor component2020
Method for fabricating a semiconductor device and a semiconductor device2020