Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for suppressing packaged semiconductor chip curvature while minimizing thermal impedance and maximizing speed/reliability

Apparatus for suppressing packaged semiconductor chip curvature while minimizing thermal impedance and maximizing speed/reliability

US Patent 6803653 · Granted Oct 12, 2004

Estimated economic value: $4,245,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device having a molding compound including a composite material2016
Soft error resistant circuitry2015
Copper interconnects with improved electromigration lifetime2014
Flexible interconnect pattern on semiconductor package2013
Flexible interconnect pattern on semiconductor package2013
Thermal interface material and semiconductor component including the thermal int2013
Flexible interconnect pattern on semiconductor package2012
Multiple size package socket2011
Flexible interconnect pattern on semiconductor package2011
Etched interposer for integrated circuit devices2009
Thin silicon based substrate2009
Methods and systems for recovering data in a nonvolatile memory array2009