Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS performance enhancement using localized voids and extended defects

CMOS performance enhancement using localized voids and extended defects

US Patent 6803270 · Granted Oct 12, 2004

Estimated economic value: $7,244,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Short circuit detection in a read/write assist capacitor of a memory2025
Device mismatch mitigation for medium range and beyond distances2025
Exploratory data interface2024
Stacked via rivets in chip hotspots2022
Multi-mode design and operation for transistor mismatch immunity2022
Circuit layout similarity metric for semiconductor testsite coverage2020
Optimizing integrated circuit designs based on interactions between multiple int2020
Deep trench floorplan distribution design methodology for semiconductor manufact2020
Optimizing integrated circuit designs based on interactions between multiple int2020
Integrated circuit (IC) design analysis and feature extraction2017
Modeling transistor performance considering non-uniform local layout effects2017
Optical proximity correction (OPC) accounting for critical dimension (CD) variat2017