Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple-bit memory latch cell for integrated circuit gate array

Multiple-bit memory latch cell for integrated circuit gate array

US Patent 6800882 · Granted Oct 5, 2004

Estimated economic value: $2,484,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Basic cell architecture for structured ASICs2013
Basic cell architecture for structured application-specific integrated circuits2012
Latch-based random access memory2010
Latch-based random access memory2010
Enhanced power distribution in an integrated circuit2010
Enhanced power distribution in an integrated circuit2010
Basic cell architecture for structured application-specific integrated circuits2008
System and method for mapping logical components to physical locations in an int2007
Latch-based random access memory (LBRAM) tri-state banking architecture2007
Latch-based random access memory (LBRAM) with tri-state banking and contention a2007
Latch-based random access memory (LBRAM) with tri-state banking and contention a2007
Method and apparatus for use of hidden decoupling capacitors in an integrated ci2007