Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latch-based random access memory (LBRAM) with tri-state banking and contention avoidance

Latch-based random access memory (LBRAM) with tri-state banking and contention avoidance

US Patent 7233540 · Granted Jun 19, 2007

Estimated economic value: $13,464,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Basic cell architecture for structured ASICs2013
Basic cell architecture for structured application-specific integrated circuits2012
Latch-based random access memory2010
Latch-based random access memory2010
Enhanced power distribution in an integrated circuit2010
Enhanced power distribution in an integrated circuit2010
Enhanced power distribution in an integrated circuit2010
Web-enabled solutions for memory compilation to support pre-sales estimation of 2010
Generic methodology to support chip level integration of IP core instance constr2010
On-chip circuit for transition delay fault test pattern generation with launch o2009
Basic cell architecture for structured application-specific integrated circuits2008
System and method for mapping logical components to physical locations in an int2007