Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating an array of ultra-small pores for chalcogenide memory cells

Method for fabricating an array of ultra-small pores for chalcogenide memory cells

US Patent 6797978 · Granted Sep 28, 2004

Estimated economic value: $1,802,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus including a capacitor-less memory cell and related methods2016
Transistor structures and integrated circuitry comprising an array of transistor2015
Multi-dimensional solid state lighting device array system and associated method2014
Capacitor-less memory cell, device, system and method of making same2014
Localized biasing for silicon on insulator structures2014
Capacitor-less memory cell, device, system and method of making same2013
Methods of forming lines of capacitorless one transistor DRAM cells, methods of 2013
Multi-dimensional solid state lighting device array system and associated method2013
Method of manufacturing devices having vertical junction edge2013
Capacitor-less memory cell, device, system and method of making same2013
Method for programming a semiconductor magnetic memory integrating a magnetic tu2013
Capacitor-less memory cell, device, system and method of making same2012