Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Three-dimensional stacked semiconductor package with pillars in pillar cavities

Three-dimensional stacked semiconductor package with pillars in pillar cavities

US Patent 6794741 · Granted Sep 21, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Leadframe substrate having modulator and crack inhibiting structure and flip chi2022
Interconnect substrate with stiffener and warp balancer and semiconductor assemb2020
Methods of making wiring substrate for stackable semiconductor assembly and maki2020
Face-to-face semiconductor assembly having semiconductor device in dielectric re2019
Wiring board having electrical isolator and moisture inhibiting cap incorporated2019
Wiring board having isolator and bridging element and method of making wiring bo2019
Semiconductor assembly with electromagnetic shielding and thermally enhanced cha2019
Wiring board with dual stiffeners and dual routing circuitries integrated togeth2019
Wiring board having component integrated with leadframe and method of making the2019
Wiring substrate for stackable semiconductor assembly and stackable semiconducto2019
Wiring board with embedded component and integrated stiffener, method of making 2019
Methods of making wiring substrate for stackable semiconductor assembly and maki2019