Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for reducing power consumption in a data processor having a clustered architecture

System and method for reducing power consumption in a data processor having a clustered architecture

US Patent 6772355 · Granted Aug 3, 2004

Estimated economic value: $7,606,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid parallelized tagged geometric (TAGE) branch prediction2025
Merged branch target buffer entries2024
Multiple-table branch target buffer2022
Using loop exit prediction to accelerate or suppress loop mode of a processor2022
Loop exit predictor2022
Using loop exit prediction to accelerate or suppress loop mode of a processor2021
Multiple-table branch target buffer2020
Systems and methods for selectively filtering, buffering, and processing cache c2020
Power efficient pattern history table fetch in branch predictor2017
Switch device2016
Method of data delivery across a network fabric in a router or Ethernet bridge2016
Multi-path network2014