Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods providing scan-based delay test generation

Systems and methods providing scan-based delay test generation

US Patent 6769101 · Granted Jul 27, 2004

Estimated economic value: $5,481,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Testing electromigration at multiple points of a single node2009
Apparatus and method for random pattern built in self-test2007
Clock ratio data synchronizer2006
System and method for testing memory arrays2005
Differential self-test of input/output circuits2005
Scannable synchronizer having a deceased resolving time2005
Process and system for identifying wires at risk of electromigration2005
Systems and methods for performing clock gating checks2004
Method and apparatus for preventing buffers from being damaged by electrical cha2004
Using transition time checks to determine noise problems on signal lines of an i2004
System and method for simplifying clock construction and analysis2004
Master-slave flip-flop and method2001