Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making a three-dimensional memory array incorporating serial chain diode stack

Method for making a three-dimensional memory array incorporating serial chain diode stack

US Patent 6767816 · Granted Jul 27, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device with background built-in self-repair using background built-in sel2016
Memory device with background built-in self-testing and background built-in self2015
Silicon nitride antifuse for use in diode-antifuse memory arrays2013
Virtual memory interface2012
Hybrid circuit for circuit protection and switching2011
Process for fabricating a dielectric film using plasma oxidation2010
Regulator with device performance dynamic mode selection2010
Calibration of voltage controlled oscillators2010
Calibration of voltage controlled oscillators2009
Voltage regulator with a hybrid control loop2009
One-time programmable non-volatile memory2009
Fast startup resonant element oscillator2009