Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming self-aligned NPN transistor with raised extrinsic base

Method of forming self-aligned NPN transistor with raised extrinsic base

US Patent 6767798 · Granted Jul 27, 2004

Estimated economic value: $105,721,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of determining and preprogramming over-erases groups of memory cells2025
Semiconductor device2025
Memory device including string select transistors having different threshold vol2025
Multi-function substrate2025
Non-volatile memory device, storage device having the same and operating method 2025
Semiconductor structure having a silicon active layer formed over a SiGe etch st2025
Trench gate high voltage transistor for embedded memory2025
Nonvolatile memory device and operating method thereof2025
FUSI gated device formation2025
Device over photodetector pixel sensor2025
Voltage reference circuit and method for providing reference voltage2025
Armrest assembly of rear seat for vehicle2025