Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus architecture for system on a chip

Bus architecture for system on a chip

US Patent 6745369 · Granted Jun 1, 2004

Estimated economic value: $36,618,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single chip multi-die architecture having safety-compliant cross-monitoring capa2023
Two die system on chip (SoC) for providing hardware fault tolerance (HFT) for a 2022
Testing an integrated circuit in user mode using partial reconfiguration2018
Video processing architecture2015
Method and system for an algorithm and circuit for a high performance exact matc2015
Memory access system2014
Packet communication testing apparatus and associated methods2014
Embedded processor with dual-port SRAM for programmable logic2012
SDRAM controller2011
Embedded processor with dual-port SRAM for programmable logic2009
Functional pre-configuration of a programmable logic device2009
I/O circuitry shared between processor and programmable logic portions of an int2008