Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two die system on chip (SoC) for providing hardware fault tolerance (HFT) for a paired SoC

Two die system on chip (SoC) for providing hardware fault tolerance (HFT) for a paired SoC

US Patent 11360846 · Granted Jun 14, 2022

Estimated economic value: $16,878,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Register fault detector2025
Single chip multi-die architecture having safety-compliant cross-monitoring capa2023
Single chip multi-die architecture having safety-compliant cross-monitoring capa2023
Quantitative analysis and diagnostic coverage (DC) calculation of application-or2023
Enhancing diagnostic capabilities of computing systems by combining variable pat2022
Functional safety compliant self-testing2022
SoC architecture to integrate with one out of two diagnostics platforms2021
Technologies for ensuring functional safety of an electronic device2021
Electronic component monitoring method and apparatus2020
Testing an integrated circuit in user mode using partial reconfiguration2018
Video processing architecture2015
Embedded processor with dual-port SRAM for programmable logic2012