Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method of operand value based processor optimization by detecting a condition of pre-determined number of bits and selectively disabling pre-determined bit-fields by clock gating

System and method of operand value based processor optimization by detecting a condition of pre-determined number of bits and selectively disabling pre-determined bit-fields by clock gating

US Patent 6745336 · Granted Jun 1, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Opto-electronic transceiver having housing with small form factor2018
Inter-core cooperative TLB prefetchers2016
Planar lightwave circuit and a method for its manufacture2016
Preparation of catalyst for bisphenols production2015
Inter-core cooperative TLB prefetchers2014
Method and apparatus for reducing leakage power in a cache memory using adaptive2008
Method and apparatus for SAT solver architecture with very low synthesis and lay2002
Method and apparatus for edge-endpoint-based VLSI design rule checking2001
Configurable hardware system implementing Boolean Satisfiability and method ther2001
Implementation of boolean satisfiability with non-chronological backtracking in 2000
Pressurized fluid dispensing nozzle1998
Communication device and method(s)1996