Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for prediction random defect yields of integrated circuits with accuracy and computation time controls

Method for prediction random defect yields of integrated circuits with accuracy and computation time controls

US Patent 6738954 · Granted May 18, 2004

Estimated economic value: $9,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Timing-aware and simultaneous optimization of latch clustering and placement in 2025
Network management based on modeling of cascading effect of failure2025
Rule check heatmap prediction2025
Short net pin alignment for routing2025
Network management using hierarchical and multi-scenario graphs2025
Power staple avoidance for routing via reduction2025
System and method for congestion forecasting in electrical networks2024
Area and power efficient implementation of resistive processing units using comp2024
Technology-independent line end routing2024
Fast independent checker for extreme ultraviolet (EUV) routing2024
Network management using hierarchical and multi-scenario graphs2024
Region-based layout routing2023