Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arrangements for out-of-order queue cache coherency and memory write starvation prevention

Arrangements for out-of-order queue cache coherency and memory write starvation prevention

US Patent 6738869 · Granted May 18, 2004

Estimated economic value: $30,392,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interconnect to communicate information uni-directionally2017
System and method for initiating a reduced power mode for one or more functional2017
Interconnect to communicate information uni-directionally2016
Mechanism for facilitating faster suspend/resume operations in computing systems2015
Efficient and scalable cyclic redundancy check circuit using Galois-field arithm2015
Determining an effective stress level on a processor2015
Platform firmware armoring technology2015
Activity alignment algorithm by masking traffic flows2014
Efficient and scalable cyclic redundancy check circuit using Galois-field arithm2013
Platform firmware armoring technology2013
System and method for deadlock free bus protection of resources during search ex2012
Providing a set aside mechanism for posted interrupt transactions2010