{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for accumulating partial quotients in a digital processor", "item": "https://www.patentleaderboard.com/patent/6732135"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for accumulating partial quotients in a digital processor

Method and apparatus for accumulating partial quotients in a digital processor

US Patent 6732135 · Granted May 4, 2004

Estimated economic value: $12,475,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Extension of openvswitch megaflow offloads to hardware to address hardware pipel2025
Technologies that provide policy enforcement for resource access2024
Vector friendly instruction format and execution thereof2024
Vector friendly instruction format and execution thereof2023
Vector friendly instruction format and execution thereof2021
Vector friendly instruction format and execution thereof2020
Virtual group policy based filtering within an overlay network2018
Instruction and logic to provide vector blend and permute functionality2018
Double rounded combined floating-point multiply and add2017
Vector friendly instruction format and execution thereof2016
Double rounded combined floating-point multiply and add2016
Combined floating point multiplier adder with intermediate rounding logic2016