Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for on-chip testing of memory cells of an integrated memory circuit

Method for on-chip testing of memory cells of an integrated memory circuit

US Patent 6728147 · Granted Apr 27, 2004

Estimated economic value: $102,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for automated transfer and evaluation of the quality of mass d2011
Integrated semiconductor memory with distributor line for redundant data lines2011
Memory device having an evaluation circuit2010
Integrated electrical module with regular and redundant elements2009
Method and apparatus for masking known fails during memory tests readouts2009
Method for accessing a memory2008
Method for testing semiconductor chips by means of bit masks2008
Method for testing semiconductor chips using register sets2008
Method and apparatus for checking output signals of an integrated circuit2008
Integrated memory having a test circuit for functional testing of the memory2007
Integrated semiconductor memory2007
Memory module, test system and method for testing one or a plurality of memory m2007