Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing gate oxide surface irregularities

Method for reducing gate oxide surface irregularities

US Patent 6723666 · Granted Apr 20, 2004

Estimated economic value: $2,632,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mask for forming integrated circuit2014
Metal gate stack and semiconductor gate stack for CMOS devices2011
Method for forming offset spacers for semiconductor device arrangements2010
Method for forming integrated circuit2009
Method of forming a semiconductor device2008
Method and apparatus for controlling the thickness of a selective epitaxial grow2008
Method of forming a semiconductor device2008
Cleaving process to fabricate multilayered substrates using low implantation dos2008
Shallow junction semiconductor2007
Method for semiconductor gate line dimension reduction2007
Methods for post offset spacer clean for improved selective epitaxy silicon grow2007
Method and structure for controlling floating body effects2007