Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enabling an interim density for top boot flash memories

Enabling an interim density for top boot flash memories

US Patent 6707749 · Granted Mar 16, 2004

Estimated economic value: $26,262,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Encoding additional states in a three-dimensional crosspoint memory architecture2025
One check fail byte (CFBYTE) scheme2020
One check fail byte (CFBYTE) scheme2019
DDR flash implementation with direct register access to legacy flash functions2011
DDR flash implementation with hybrid row buffers and direct access interface to 2010
Multi-level memory cell sensing2009
High bandwidth datapath load and test of multi-level memory cells2008
Multi-stage digital-to-analog converter2007
High bandwidth datapath load and test of multi-level memory cells2007
High bandwidth datapath load and test of multi-level memory cells2006
Multi-stage digital-to-analog converter2006