Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-latency DMA handling in pipelined processors

Low-latency DMA handling in pipelined processors

US Patent 6704863 · Granted Mar 9, 2004

Estimated economic value: $15,145,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware offload circuitry2025
Energy efficient memory array with optimized burst read and write data access2024
Concurrent compute and ECC for in-memory matrix vector operations2022
Ultra-deep compute static random access memory with high compute throughput and 2022
Techniques for multi-read and multi-write of memory circuit2021
Apparatus, video processing unit and method for clustering events in a content a2021
Post synaptic potential-based learning rule2020
Techniques for multi-read and multi-write of memory circuit2020
Pre-synaptic learning using delayed causal updates2020
Method and system of temporal-domain feature extraction for automatic speech rec2020
Technologies for memory management of neural networks with sparse connectivity2020
Neuromorphic computing device, memory device, system, and method to maintain a s2020