Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for multi-read and multi-write of memory circuit

Techniques for multi-read and multi-write of memory circuit

US Patent 10755771 · Granted Aug 25, 2020

Estimated economic value: $27,661,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM with P-type access transistors and complementary field-effect transistor te2025
SRAM with P-type access transistors and complementary field-effect transistor te2025
Circuits and methods for supply voltage detection and timing monitoring2025
Circuits and methods for supply voltage detection and timing monitoring2025
Hardware offload circuitry2025
Unified retention and wake-up clamp apparatus and method2024
Unified retention and wake-up clamp apparatus and method2024
Unified retention and wake-up clamp apparatus and method2024
Dual loop digital low drop regulator and current sharing control apparatus for d2024
Energy efficient memory array with optimized burst read and write data access2024
Energy efficient memory array with optimized burst read and write data access2024
Energy efficient memory array with optimized burst read and write data access2024