Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Anti-fuse memory cell with asymmetric breakdown voltage

Anti-fuse memory cell with asymmetric breakdown voltage

US Patent 6704235 · Granted Mar 9, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded sonos with triple gate oxide and manufacturing method of the same2020
Dense arrays and charge storage devices2020
High voltage architecture for non-volatile memory2019
Method to reduce program disturbs in non-volatile memory cells2019
Method of forming drain extended MOS transistors for high voltage circuits2019
Systems, methods, and apparatus for memory cells with common source lines2019
Drain extended MOS transistors with split channel2018
Embedded SONOS with triple gate oxide and manufacturing method of the same2018
Memory architecture having two independently controlled voltage pumps2018
Complementary SONOS integration into CMOS flow2018
Complimentary SONOS integration into CMOS flow2018
Embedded SONOS based memory cells2018