Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming drain extended MOS transistors for high voltage circuits

Method of forming drain extended MOS transistors for high voltage circuits

US Patent 10217639 · Granted Feb 26, 2019

Estimated economic value: $19,115,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ESD protection circuit2024
Combined positive and negative voltage electrostatic discharge (ESD) protection 2023
ESD protection circuit2022
Asymmetric pass field-effect transistor for nonvolatile memory2022
Embedded sonos with triple gate oxide and manufacturing method of the same2020
Asymmetric pass field-effect transistor for non-volatile memory2020
Dense arrays and charge storage devices2020
Asymmetric pass field-effect transistor for nonvolatile memory2019
High voltage architecture for non-volatile memory2019
Method to reduce program disturbs in non-volatile memory cells2019
Systems, methods, and apparatus for memory cells with common source lines2019
Drain extended MOS transistors with split channel2018