Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of planarizing a semiconductor die

Method of planarizing a semiconductor die

US Patent 6703318 · Granted Mar 9, 2004

Estimated economic value: $18,834,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three dimensional perpendicular magnetic tunnel junction with thin film transist2024
Compact and efficient CMOS inverter2023
DRAM with selective epitaxial cell transistor2023
Selector transistor with continuously variable current drive2023
Selector transistor with metal replacement gate wordline2022
Three dimensional perpendicular magnetic tunnel junction with thin film transist2022
High density 3D magnetic random access memory (MRAM) cell integration using wafe2022
DRAM with selective epitaxial transistor and buried bitline2022
Compact and efficient CMOS inverter2022
DRAM with selective epitaxial cell transistor2022
Perpendicular magnetic tunnel junction memory cells having vertical channels2022
Integration of epitaxially grown channel selector with two terminal resistive sw2021