Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital receive phase lock loop with cumulative phase error correction and dynamically programmable correction rate

Digital receive phase lock loop with cumulative phase error correction and dynamically programmable correction rate

US Patent 6701140 · Granted Mar 2, 2004

Estimated economic value: $4,911,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital receive phase lock loop with phase-directed sample selection2003
Digital receive phase lock loop with cumulative phase error correction2003
Digital receive phase lock loop with residual phase error and cumulative phase e2002
Digital I/O bus controller circuit with auto-incrementing, auto-decrementing and1996
Personal computer with programmable threshold FIFO registers for data transfer1994