Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital receive phase lock loop with residual phase error and cumulative phase error correction

Digital receive phase lock loop with residual phase error and cumulative phase error correction

US Patent 6373305 · Granted Apr 16, 2002

Estimated economic value: $9,763,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital receive phase lock loop with cumulative phase error correction and dynam2004
Digital receive phase lock loop with phase-directed sample selection2003
Digital receive phase lock loop with cumulative phase error correction2003
Digital I/O bus controller circuit with auto-incrementing, auto-decrementing and1996
Personal computer with programmable threshold FIFO registers for data transfer1994