Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Coherent data apparatus for an on-chip split transaction system bus

Coherent data apparatus for an on-chip split transaction system bus

US Patent 6681283 · Granted Jan 20, 2004

Estimated economic value: $4,691,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for controlling the use of processing algorithms, and applic2012
Apparatus and method for condensing trace information in a multi-processor syste2012
External trace synchronization via periodic sampling2012
Method and apparatus for clearing hazards using jump instructions2012
Virtual processor based security for on-chip memory, and applications thereof2011
Method and apparatus for binding shadow registers to vectored interrupts2011
Configurable co-processor interface2011
Microprocessor instruction using address index values to enable access of a virt2011
Instruction/skid buffers in a multithreading microprocessor that store dispatche2010
Dynamic selection of a compression algorithm for trace data2010
Processor having a compare extension of an instruction set architecture2010
Processor having a compare extension of an instruction set architecture2010